Abstract-
INTRODUCTION
The demand for electrical energy is continuously increasing around the world. The location of electric energy generation depends on energy availability and environmental acceptability. Due to the steady increase of electrical energy consumption, the increase in population, and the industrial development, power systems are continuously becoming more complicated. If the quality of power decreases, then many problems occur in transmission system and distribution system likeharmonics, transients, sudden switching operations, voltage fluctuations, frequency variations etc. These problems are also responsible in deteriorating the consumer appliances. In order to enhance the quality of the power system, all these problems should be eliminated. There are many possibilities to reduce these problems in the power system by using advance power electronic devices. Flexible AC Transmission System (FACTS) devices are mostly used in power system. These devices are more efficient and easily used in power system. With help of these devices to improve the power quality and reliability of the power system.
II. DYNAMIC VOLTAGE RESTORER(DVR)
A Dynamic Voltage Restorer is a power electronic converter based gadget intended to ensure the discriminating burdens from all supply-side unsettling influences other than deficiencies [1] . The main function of a DVR is the protection of sensitive loads from voltage sag/swells coming from the network.
The basic structure of a DVR is shown in Fig.1 
III. OPERATING PRINCIPLE OF DVR
The main operation of the DVR is to inject voltage of required magnitude and frequency when desired by the power system network. During the normal operation, the DVR will be in stand-by mode. During the disturbances in the system, the nominal or rated voltage is compared with the voltage variation and the DVR injects the difference voltage that is required by the load. The equivalent circuit of a DVR connected to the power network is shown in Fig.2 . Here Vs is the supply voltage, Vinj is the voltage injected by the DVR and VL is the load voltage.
Figure.2.Equivalent Circuit Diagram of DVR

IV. CONTROL STRATEGY
The principle contemplations for the control of a DVR are-identification of begin and completion of the hang, voltage reference era, transient and unfaltering state control of the infused voltage and security of the system [3] .Any control technique implemented to control the DVR should fulfil all the above aspects. Fig.3 illustrates a flow chart of the feed forward do transformation for voltage sags/swells detection. The detection is carried out in each of the three phases.
Figure.3 Flowchart of Control Algorithm for DVR
There are three techniques used in this dynamic voltage restorer.
a. Sinusoidal Pulse Width Modulation (SPWM)
The most common PWM strategy for a two-level phase leg is a "sine-triangle" comparison of a (sinusoidal) lowfrequency fundamental reference waveform against a high-frequency carrier waveform. The phase leg switches to the upper or the lower dc rail supply, depending on whether the reference waveform is greater or less than the carrier waveform. The carrier waveforms are classified as triangular, saw-tooth, trapezoidal. Triangular waveforms are most popular and used for PWM. The SPWM [4] technique has been widely used in conventional two-level inverter due to its simplicity and low distortion characteristics.
Figure .4 Carrier (triangular) and reference (sinusoidal)
waveform for five-level inverter.
b. Space vector pulse width modulation(SVPWM)
Space vector PWM [4] [5] refers to a switching scheme of the six power switches of a 3-phase VSI. It generates minimum harmonic distortion and also provides more efficient use of DC supply voltage in comparison with the sinusoidal modulation method. SVPWM treats the inverter as a single unit. Specifically the inverter can be Whenever the current error e(t) crosses an outer hysteresis boundary, that time the inverter output is set to an active positive or negative output to force a reversal of the current error. Similarly whenever the current error reaches an inner hysteresis boundary, that time the inverter output is set to a zero condition and the current error will be forced to reverse direction without reaching the next outer boundary. If the selection of a zero output does not reverse the current error, it will continue through the inner boundary to the next outer hysteresis boundary, at which point an opposite polarity inverter output will be commanded and the current will reverse anyway. This switching process is shown in Fig.3 .6, where the current error is bounded between the upper-inner and lower-outer hysteresis boundaries for a positive inverter output, similarly the lower-inner and upper-outer hysteresis boundaries for a negative inverter output.
Figure.6 Diagram of three-level hysteresis current control
V. RESULTS AND ANALYSIS
When fault occurs in the system then voltage sag and swell creates in the system. To verify the working of DVR for voltage compensation, a fault with the fault resistance 0.66 ohm is applied at 11kV transmission line of T/F-2 for time duration of 200 ms. The waveforms of voltage sag and swell of the system without DVR is shown in Fig.7 . The first simulation shows of three phase voltage sag is simulated. The simulation started with the supply voltage 20% sagging as shown in fig. 7(a) . In fig. 7 (a) also shows a 20% voltage sag initiated at 0.2s and it is kept until 0.4s, with total voltage sag duration of 0.2s. Similarly, the simulation started with the supply voltage 20% swell as shown in fig. 7(b) . In fig. 7 (b) also shows a 20% voltage swell initiated at 0.2s and it is kept until 0.4s, with total voltage sag duration of 0.2s. Fig. 8 (a) and (b) show the corresponding load voltage with sag compensation and the voltage injected by the DVR. As a result of DVR, the load voltage is kept at 1 p.u. Its corresponding load voltages are shown in fig.8 (a) where it is possible to see that the compensation method is keeping the load voltages constant at 1 p.u. Fig.8 (c) shows the FFT analysis after the compensation where THD of the load voltage is 0.54%. fig.9 (a) where it is possible to see that the compensation method is keeping the load voltages constant at 1 p.u. Fig.9 (c) shows the FFT analysis after the compensation where THD of the load voltage is 0.59%. fig.10 (a) where it is possible to see that the compensation method is keeping the load voltages constant at 1 p.u. Fig.10 (c) shows the FFT analysis after the compensation where THD of the load voltage is 0.35%. Development (ICSESD-2017) (www.jit.org.in fig.12 (a) where it is possible to see that the compensation method is keeping the load voltages constant at 1 p.u. Fig.12 (c) shows the FFT analysis after the compensation where THD of the load voltage is 1.60%. 
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VI. COMPARISON BETWEEN SPWM, SVPWM AND THREE-LEVEL HYSTERESIS CURRENT CONTROL TECHNIQUES
